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1. Description of the fabrication processes 
 
Figure S1. Process flow schematics for the fabrication of high-temperature superconductor nanowire 
array circuits. (a): An array of Pt SNAP nanowires is obtained on the raised edges of a differentially etched edge 
of a GaAs/AlxGa(1-x)As superlattice wafer. (b) The array of Pt nanowires is stamped onto a SiO2-coated high-
temperature superconductor (HTS) thin film and bonded to the surface. (c) The superlattice is released by a 
water-free selective wet etch, leaving the highly-ordered array of Pt nanowires on the surface. (d) Au-Ti metal 
pads are connected to the HTS layer far away from the nanowire array, and Al2O3 is lithographically patterned to 
define the contact electrodes. (e) The nanowires and contact patterns are translated into the SiO2 layer with 
selective reactive-ion etching. (f) The nanowires and contact pads defined in the SiO2 layer are translated into the 
HTS film with Ar+O2 physical dry etching. This also removes the top-lying platinum nanowires. The final structure 
is a monolithic, single crystal HTS nanowire array device protected by a thin SiO2 film, with nanowires seamlessly 
connected to the contacts made from the same HTS film. 
    An array of Pt SNAP NWs is obtained by e-beam evaporation onto the raised edges of a differentially etched 
edge of a GaAs/AlxGa(1-x)As superlattice wafer (IQE, Cardiff, UK) (Melosh et al. 2003). In this way, the atomic 
control over the film thicknesses of the superlattice stack is translated into control over the width and spacing of 
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NWs (Fig S1a). The array of Pt SNAP NWs is then stamped onto a 30 nm c-axis oriented epitaxial YBa2Cu3O7-δ 
HTS film (E-type, THEVA, Ismaning, Germany) that is pre-coated with a ~50 nm thick SiO2 layer. A thin (~10 
nm) layer of chemically-modified heat-curable epoxy (EpoxyBond 110, Allied High Tech, Rancho Dominguez, 
CA. Modified with dibutyl phthalate.) is used to securely bond the Pt NW array to the surface (Fig S1b). The 
superlattice/NW array/epoxy/SiO2/HTS assembly is baked on a hot plate at 120 °C for 5 min, and the superlattice 
is then released by a selective wet etch. 5% I2 in anhydrous methanol is used as the etchant, which is found to 
effectively dissolve the superlattice without degrading the HTS film. After the residual epoxy has been etched 
away with oxygen plasma, a highly-ordered array of Pt NWs is obtained on top of the SiO2-covered HTS film 
(Fig S1c). Metal (Au/Ti) contact pads for wirebonding are lithographically defined far away from the NW array, 
and CF4 reactive ion etching (RIE) is used to remove the SiO2 layer before metal is deposited, so the metal contact 
pads are directly connected to the HTS layer. E-beam lithography is then used to pattern a 40 nm thick Al2O3 
mask on top of the SiO2 layer to define the four-point probe contacts (Fig S1d). The Pt NW array and Al2O3 
electrode masks are first translated into the SiO2 layer by highly directional RIE in a 40 MHz Unaxis SLR 
parallel-plate RIE system with CF4/He (20/30 sccm, 5 mTorr, 40 W) (Fig. S1e). The features in the SiO2 layer 
(Fig. S1e) then serve as a mask for an Ar/O2 physical dry etching (18/2 sccm, 10 mTorr, 190 W) of the HTS film 
(Fig. S1f). O2 is used with Ar in this physical dry etching step to help maintain the correct oxygen stoichiometry 
in the HTS thin film (Ban et al. 1996), and ~10 second etch cycles were separated by 1 minute cool-down periods 
to prevent heat accumulation within the HTS film. The top-lying platinum nanowires are also removed in this step. 
The final structure is a monolithic, single crystal HTS nanowire array device protected by a thin SiO2 film, with 
nanowires seamlessly connected to the contacts made from the same HTS film (Fig. S1f). 
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2. High-temperature superconductor nanowire as a current limiter 
 
Figure S2. Simulated current-limiting behavior of an individual YBCO nanowire (width =20 nm) basing on the 
experimental data shown in Fig. 3a. The NW is connected in series with a load resistance of 50 KΩ. 
Besides the emerging applications of superconductor NWs in nano-SQUIDs,(Hopkins et al. 2005) single-
photon detectors,(Divochiy et al. 2008) and quantum computing,(Makhlin et al. 1999; Nakamura et al. 1999; 
Mooij and Nazarov 2006) another possible application for HTS NWs is to function as current limiters (Noe and 
Steurer 2007) in nanoelectronic circuits. We simulated the current-limiting behavior of an individual YBCO NW 
(w = 20 nm) basing on the data shown in Fig. 3a (Fig. S2). At 75 K, the NW limits the current at high bias 
voltages, but because the NW is not fully superconducting, at low biases the NW consumes some energy. At T = 
65K, the NW is fully superconducting and the current limiter is close to perfect: when I < Ic, the NW is a zero-
resistance conductor and the I-V characteristics of the circuit is uninfluenced by the NW. When the current in the 
circuit reaches Ic, the NW transits into the highly-resistive normal state, thus limiting the current to Ic and 
protecting the circuit. Unlike a standard fuse, this process is fully reversible, so an individual HTS NW could 
fulfill the function of an automatically recoverable current limiting device, which otherwise is complicated to 
build with semiconductor circuits. Such devices could be integrated with nanoelectronic circuits while occupying 
a very small footprint. The limiting current Ic can be varied via the working temperature, the NW dimensions, or 
numbers of the NWs used.  
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